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Abstract. The effective use of parallel computing resources to speed up
algorithms in current multi-core parallel architectures remains a difficult
challenge, with ease of programming playing a key role in the eventual
success of various parallel architectures. In this paper we consider an al-
ternative view of parallelism in the form of an ultra-wide word processor.
We introduce the Ultra-Wide Word architecture and model, an exten-
sion of the word-ram model that allows for constant time operations
on thousands of bits in parallel. Word parallelism as exploited by the
word-ram model does not suffer from the more difficult aspects of paral-
lel programming, namely synchronization and concurrency. For the stan-
dard word-ram algorithms, the speedups obtained are moderate, as they
are limited by the word size. We argue that a large class of word-ram al-
gorithms can be implemented in the Ultra-Wide Word model, obtaining
speedups comparable to multi-threaded computations while keeping the
simplicity of programming of the sequential ram model. We show that
this is the case by describing implementations of Ultra-Wide Word algo-
rithms for dynamic programming and string searching. In addition, we
show that the Ultra-Wide Word model can be used to implement a non-
standard memory architecture, which enables the sidestepping of lower
bounds of important data structure problems such as priority queues
and dynamic prefix sums. While similar ideas about operating on large
words have been mentioned before in the context of multimedia proces-
sors [37], it is only recently that an architecture like the one we propose
has become feasible and that details can be worked out.
1 Introduction
In the last few years, multi-core architectures have become the dominant com-
mercial hardware platform. The potential of these architectures to improve per-
formance through parallelism remains to be fully attained, as effectively using
all cores on a single application has proven to be a difficult challenge. In this
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paper we introduce the Ultra-Wide Word architecture and model of computa-
tion, an alternate view of parallelism for a modern architecture in the form of an
ultra-wide word processor. This can be implemented by replacing one or more
cores of a multi-core chip with a very wide word Arithmetic Logic Unit (alu)
that can perform operations on a very large number of bits in parallel.
The idea of executing operations on a large number of bits simultaneously
has been successfully exploited in different forms. In Very Long Instruction Word
(VLIW) architectures [17], several instructions can be encoded in one wide word
and executed in one single parallel instruction. Vector processors allow the ex-
ecution of one instruction on multiple elements simultaneously, implementing
Single-Instruction-Multiple-Data (SIMD) parallelism. This form of parallelism
led to the design of supercomputers such as the Cray architecture family [36]
and is now present in Graphics Processing Units (GPUs) as well as in Streaming
SIMD Extensions (SSE) to scalar processors.
In 2003, Thorup [37] observed that certain instructions present in some SSE
implementations were particularly useful for operating on large integers and
speeding up algorithms for combinatorial problems. To a certain extent, some
of the ideas in the Ultra Wide Word architecture are presaged in the paper by
Thorup, which was proposed in the context of multimedia processors. Our ar-
chitecture developed independently and differs on several aspects (see discussion
in Section 2.3) but it is motivated by similar considerations.
As CPU hardware advances, so does the model used in theory to analyze it.
The increase in word size was reflected in the word-ram model in which algo-
rithm performance is given as a function of the input size n and the word size
w, with the common assumption that w = Θ(log n). In its simplest version, the
word-ram model allows the same operations as the traditional ram model. Algo-
rithms in this model take advantage of bit-level parallelism through packing var-
ious elements in one word and operating on them simultaneously. Although simi-
lar to vector processing, the word-ram provides more flexibility in that the layout
of data in a word depends on the algorithm and data elements can be packed in
an arbitrary way. Unlike VLIW architectures, the Ultra-Wide Word model we
propose is not concerned with the compiler identifying operations which can be
done in parallel but rather with achieving large speedups in implementations of
word-ram algorithms through operations on thousands of bits in parallel.
As multi-core chip designs evolve, chip vendors try to determine the best
way to use the available area on the chip, and the options traditionally are an
increased number of cores or larger caches. We believe that the current stage
in processor design allows for the inclusion of an architecture such as the one
we propose. In addition, ease of programming is a major hurdle to the eventual
success of parallel and multi-core architectures. In contrast, bit parallelism as
exploited by the word-ram model does not suffer from this drawback: there is a
large selection of word-ram algorithms (see, e.g., [2, 26, 24, 12]) that readily ben-
efit from bit parallelism without having to deal with the more difficult aspects of
concurrency such as mutual exclusion, synchronization, and resource contention.
In this sense, the advantage of an on-chip ultra-wide word architecture is that
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it can enable word-ram algorithms to achieve speedups comparable to those of
multi-threaded computations, while at the same time keeping the simplicity of
sequential programming that is inherent to the ram model. We argue that this
is the case by showing several examples of implementations of word-ram al-
gorithms using the wide word, usually with simple modifications to existing
algorithms, and extending the ideas and techniques from the word-ram model.
In terms of the actual architecture, we envision the ultra-wide alu together
with multi-cores on the same chip. Thus, the Ultra-Wide Word architecture adds
to the computing power of current architectures. The results we present in this
paper, however, do not use multi-core parallelism.
Summary of Results We introduce the Ultra-Wide Word architecture and
model, which extends the w-bit word-ram model by adding an alu that oper-
ates on w2-bit words. We show that several broad classes of algorithms can be
implemented in this model. In particular:
– We describe Ultra-Wide Word implementations of dynamic programming
algorithms for the subset sum problem, the knapsack problem, the longest
common subsequence problem, as well as many generalizations of these prob-
lems. Each of these algorithms illustrates a different technique (or combina-
tion of techniques) for translating an implementation of an algorithm in the
word-ram model to the Ultra-Wide Word model. In all these cases we obtain
a w-fold speedup over word-ram algorithms.
– We also describe Ultra-Wide Word implementations of popular string search-
ing algorithms: the Shift-And/Shift-Or algorithms [4, 40] and the Boyer-
Moore-Horspool algorithm [28]. Again, we obtain a w-fold speedup over the
original algorithms.
– Finally, we show that the Ultra-Wide Word model is powerful enough to sim-
ulate a non-standard memory architecture in which bytes can overlap, which
we shall call fs-ram [18]. This allows us to implement data structures and
algorithms that circumvent known lower bounds for the word-ram model.
The rest of this paper is organized as follows. In Section 2 we describe the
Ultra-Wide architecture and model of computation. We show in Section 3 how
to simulate the fs-ram memory architecture. In Sections 4 and 5 we present
uw-ram implementations of algorithms for dynamic programming and string
searching. We present concluding remarks in Section 6.
2 The Ultra-Wide Word-RAM Model
The Ultra-Wide word-ram model (uw-ram) we propose is an extension of the
word-ram model. We briefly review here the key features of the word-ram.
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2.1 Algorithms in the word-RAM model
The word-ram is a variant of the ram model in which a word has length w bits,
and the contents of memory are integers in the range {0, . . . , 2w − 1} [24]. This
implies that w ≥ log n, where n is the size of the input, and a common assump-
tion is w = Θ(log n) (see, e.g., [32, 8]). The word-ram includes the usual load,
store, and jump instructions of the ram model, allowing for immediate operands
and for direct and indirect addressing. In this model, arithmetic operations on
two words are modulo 2w, and the instruction set includes left and right shift
operations (equal to multiplication and division by powers of two) and boolean
operations. All instructions take constant time to execute. There are different
versions of the word-ram model depending on the instruction set assumed to
be available. The restricted model is limited to addition, subtraction, left and
right shifts, and boolean operations AND, OR, and NOT. These instructions
augmented with multiplication constitute the multiplication model. Finally, the
AC0 model assumes that all functions computable by an unbounded fan-in cir-
cuit of polynomial size (in w) and constant depth are available in the instruction
set and execute in constant time. This definition includes all instructions from
the restricted model and excludes multiplication. We refer to the reader to the
survey by Hagerup [24] for a more extended description of the model and a
discussion of its practicality.
Word-ram algorithms exploit word-level parallelism by operating on various
elements simultaneously using instructions on w-bits words. There are various al-
gorithms for fundamental problems that take advantage of word-level parallelism
or a bounded universe, some of which fit into the word-ram model, although are
not explicitly designed for it [3]. Much attention has been given to sorting and
searching, for which known lower bounds in the comparison model do not carry
to the word-ram model [20]. For example, in a word-ram model with multi-
plication, sorting n words can be done in O(n log log n) time and O(n) space
deterministically [26], and in expected O(n
√
log log n) time and O(n) space us-
ing randomization [27]. Word-ram techniques have also been applied in many
different areas, such as succinct data structures [29, 32], computational geome-
try [12, 13], and text indexing [22].
2.2 Ultra-Wide RAM
The Ultra-Wide word-ram model (uw-ram) extends the word-ram model by
introducing an ultra-wide alu with w2-bit wide words, where w is the number
of bits in a word-ram. The ultra-wide alu supports the basic operations avail-
able in a word-ram on the entire word at once. As in the word-ram model,
the available set of instructions can be assumed to be those of the restricted,
multiplication, or the AC0 models. For the results in this paper we assume the
instructions of the restricted model (addition, subtraction, left and right shift,
and bitwise boolean operations), plus two non-standard straightforward AC0 op-
erations that we describe at the end of this subsection.
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The model maintains the standard w-bit alu as well as w-bit memory ad-
dressing. In general, we use the parameter w for the word size in the descrip-
tion and analysis of algorithms, although in some cases we explicitly assume
w = Θ(log n). In terms of real world parameters, the wide word in the ultra-wide
alu would presently have between 1,000 and 10,000 bits and could increase even
further in the future. In reality, the addition of an alu that supports operations
on thousands on bits would require appropriate adjustments to the data and
instruction caches of a processor as well as to the instruction pipeline implemen-
tation. Similarly to the abstractions made by the ram and word-ram models,
the uw-ram model ignores the effects of these and other architectural features
and assumes that the execution of instructions on ultra-wide words is as efficient
as the execution of operations on regular w-bit words, up to constant factors.
Provided that the uw-ram supports the same operations as the word-ram,
the techniques to achieve bit-level parallelism in the word-ram extend directly
to the uw-ram. However, since the word-ram assumes that a word can be read
from memory in constant time, many operations in word-ram algorithms can
be implemented through constant time table lookups. For example, counting the
number of set bits in a word of w = log n bits can be implemented through two
table lookups to a precomputed table that stores the number of set bits for each
number of log n/2 bits. The space used by the table is
√
n words. We cannot
expect to achieve the same constant time lookup operation with words of w2 bits
since the size of the lookup tables would be prohibitive. However, the memory
access operations of our model allow for the implementation of simultaneous
table lookups of several w-bit words within a wide word, as we shall explain
below.
We first introduce some notation. Let W denote a w2-bit word. Let W [i]
denote the i-th bit of W , and let W [i..j] denote the contiguous subword of
W from bit i to bit j, inclusive. The least significant bit of W is W [0], and
thus W =
∑w2−1
i=0 W [i] × 2i. For the sake of memory access operations, we di-
vide W into w-bit blocks. Let Wj denote the j-th contiguous block of w bits
in W , for 0 ≤ j ≤ w − 1, and let Wj [i] denote the i-th bit within Wj . Thus,
Wj = W [jw..(j+1)w−1] and W =
∑w−1
j=0 2
jw×(∑w−1i=0 Wj [i]×2i). The division
of a wide word in blocks is solely intended for certain memory access operations,
but basic operations of the model have no notion of block boundaries. Fig. 1
shows a representation of a wide word, depicting bits with increasing signifi-
cance from left to right. In the description of operations with wide words we
generally refer to variables with uppercase letters, whereas we use lowercase to
refer to regular variables that use one w-bit word. Thus, shifts to the left (right)
by i are equivalent to division (multiplication) by 2i. In addition, we use 0 to
denote a wide word with value 0. We use standard C-like notation for operations
and (‘&’), or (‘|’), not (‘∼’) and shifts (‘<<’,‘>>’).
Memory Access Operations In this architecture w (not necessarily contigu-
ous) words from memory can be transferred into the w blocks of a wide word W
in constant time. These blocks can be written to memory in parallel as well. As
5
W1W0 W2 Ww−1
lsb msb
Fig. 1. A wide word in the Ultra-Wide Word architecture. The wide word is divided
in w blocks of w bits each, shown here in increasing number of block from left to right.
with PRAM algorithms, the memory access type of the model can be assumed
to allow or disallow concurrent reads and writes. For the results in this paper
we assume the Concurrent-Read-Exclusive-Write (CREW) model.
The memory access operations that involve wide words are of three types:
block, word, and content. We describe read accesses (write accesses are analo-
gous). A block access loads a single w-bit word from memory into a given block
of a wide word. A word access loads w contiguous w-bit words from memory
into an entire wide word in constant time. Finally, a content access uses the
contents of a wide word W as addresses to load (possibly non-contiguous) words
of memory simultaneously: for each block j within W , this operation loads from
memory the w-bit word whose address is Wj (plus possibly a base address). The
specifics of read and write operations are shown in Table 1.
Note that accessing several (possibly non-contiguous) words from memory
simultaneously is an assumption that is already made by any shared memory
multiprocessing model. While, in reality, simultaneous access to all addresses in
actual physical memory (e.g., DRAM) might not be possible, in shared memory
systems, such as multi-core processors, the slowdown is mitigated by truly par-
allel access to private and shared caches, and thus the assumption is reasonable.
We therefore follow this assumption in the same spirit.
In fact, for w equal to the regular word size (32 or 64 bits), the choice of w
blocks of w bits each for the wide word alu was judiciously made to provide the
model with a feasible memory access implementation. w2 lines to memory are
well within the realm of the possible, as they are of the same order of magnitude
(a factor of 2 or 8) as modern GPUs, some of which feature bus widths of 512 bits
(e.g., FirePro W9100 [1] or Nvidia GeForce GTX 285 [21], see also [38, 39]). We
note that a more general model could feature a wide word with k blocks of w bits
each, where k is a parameter, which can be adjusted in reality according to the
feasibility of implementation of parallel memory accesses. Although described
for w blocks, the algorithms presented in this paper can easily be adapted to
work with k blocks instead. Naturally, the speedups obtained would depend
on the number of blocks assumed, but also on the memory bandwidth of the
architecture. A practical implementation with a large number of blocks would
likely suffer slowdowns due to congestion in the memory bus. We believe that
an implementation with k equal to 32 or 64 can be realized with truly parallel
memory access, leading to significant speedups.
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Name Input Semantics
read block W , j, base Wj ←MEM[base+j]
read word W , base for all j in parallel: Wj ←MEM[base+j]
read content W , base for all j in parallel: Wj ←MEM[base+Wj ]
write block W , j, base MEM[base+j]←Wj
write word W , base for all j in parallel: MEM[base+j]←Wj
write content W , V , base for all j in parallel: MEM[base+Vj ]←Wj
Table 1. Wide word memory access operations of the uw-ram. mem denotes regular
ram memory, which is indexed by addresses to words, and base is some base address.
W1W0 W2 Ww−1
W
X
Fig. 2. The compress operation takes a wide word W whose set bits are restricted to
the first bit of each block and compresses them to the first block of a wide word.
UW-RAM Subroutines We now describe some operations that will be used
throughout the uw-ram implementations that we describe in later sections. A
procedure called compress serves to bring together bits from all blocks into one
block in constant time, while a procedure called spread is the inverse function5.
Both operations can be implemented by straightforward constant-depth circuits.
We will also use parallel comparators, a standard technique used in word-ram al-
gorithms [24] (see details in Appendix A). Although these are all the subroutines
that we need for the results in this paper, other operations of similar complexity
could be defined if proved useful.
– Compress: Let W be a wide word in which all bits are zero except possibly
for the first bit of each block. The compress operation copies the first bit of
each block of W to the first block of a word X. I.e., if X = compress(W ),
then X[j]←Wj [0] for 0 ≤ j < w, and X[j] = 0 for j ≥ w (see Fig. 2).
– Spread: This operation is the inverse of the compress operation. It takes
a word W whose set bits are all in the first block and spreads them across
blocks of a word X so that Xj [0]←W [j] for 0 ≤ j < w.
2.3 Relation to Other Models
There exist various models and architectures that exploit the execution of in-
structions on a large number of bits simultaneously. In Very Large Instruction
Word (VLIW) architectures [17] several, possibly different instructions can be
encoded in one wide word and executed in parallel. It is usually the compiler’s
5 These operations are also known as PackSignBits and UnPackSignBits [37].
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job to determine which instructions of a program can be executed safely in par-
allel. In contrast, in the uw-ram model it is up to the algorithm designer to
specify how parallelism in the ultra wide word should be used. In addition, the
wide word can only execute one type of instruction at a time. In this sense, the
uw-ram is closer to a vector processor, in which a single instruction is executed
on various data item, implementing SIMD parallelism. However, while vector
processors operate on fields which are independent of each other, the ultra wide
alu in the uw-ram is really one wide word of thousands of bits that treats its
contents as one data object. An exception to this are the memory access instruc-
tions, which load and store data in blocks within the wide word so that the wide
word alu can interact with regular w-bit data. It is of course possible to use the
ultra-wide word to implement a vectorized operation, however, as instructions
in the uw-ram operate on the entire word, it is up to the algorithm designer to
deal with carries and other interference within fields. Moreover, the length of a
field in the uw-ram is variable, as it depends on the algorithm’s choice. In that
sense, the uw-ram is a more flexible model.
Many modern processors support some form of SIMD parallelism with vectors
of a small number of fields (e.g. Intel’s SSE). Depending on the architecture, some
of the available operations include inter-field instructions such as shuffle (which
permutes fields in a vector), pack and unpack (equivalent to our compress and
spread operations), inter-field shifts, or global sum (which sums all fields in the
vector). The power of multimedia processors was studied by Thorup [37], who
modeled these processors as vectors of k fields of ` bits each. Thorup showed
that standard global operations on (k × `)-bit words can be implemented using
vector instructions and inter-field operations in constant time, and argued that
this enables the implementation of fundamental combinatorial algorithms such
as sorting, hashing, and algorithms for minimum spanning trees on (k × `)-bit
integers.
In contrast to Thorup’s work, our main interest is in using the ultra wide
word to deal with inputs of regular w-bit data objects and to speed up algorithms
by being able to operate on more of these objects simultaneously. Moreover, we
assume that the wide-word alu supports the standard operations on the full
word from the outset, with no need to simulate them using vector operations.
Finally, we explore the consequences of indirect memory addressing at the field
level, a feature that is not mentioned in Thorup’s model.
The uw-ram model can also be related to Multiple-Instruction-Multiple-
Data (MIMD) models, and in particular to the PRAM. Although the uw-
ram alu can only execute one instruction on the wide word, it is conceivable
to devise a simulation of a PRAM algorithm on the uw-ram. Each block of the
wide word in the uw-ram acts like a PRAM processor. Since the uw-ram can
only execute one type of instruction at a time, each parallel step of the PRAM
algorithm is executed in ds/we steps on the uw-ram, where s is the number of
different instructions involved in the PRAM algorithm. For a constant number of
different PRAM instructions and a non-constant number of uw-ram blocks w,
this simulation results in a constant overhead in time (compared to the PRAM
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B12 B13
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0
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3
Fig. 3. Yggdrasil memory layout [10]: each node in a complete binary tree is an fs-
ram bit and registers are defined as paths from a leaf to the root. For example, register
3 contains bits B11,B5,B2, and B1 (shaded nodes).
algorithm running on Θ(w) processors). However, if such simulation were to be
done in any practical implementation of these two models, the actual slowdown
would be significant and most instructions would execute serially (as the num-
ber of different PRAM instructions is in the same order of magnitude as w). On
the other hand, any uw-ram algorithm that runs in time t + q, where q is the
number of compress operations and t is the number of steps involved in the rest
of the operations, can be simulated in time O(t + q logw) on a PRAM with w
processors, as logw steps are necessary to simulate a compress operation.
Although simulations between the uw-ram and other models exist, the idea
of introducing the uw-ram is to achieve larger speedups with word-ram al-
gorithms, keeping the programming techniques of this model. In practice, the
implementations of PRAM algorithms are usually on asynchronous multi-cores,
in which programmers must deal with concurrency issues. The advantage of our
model is that we can avoid these issues while obtaining similar speedups to those
of multi-cores.
3 Simulation of FS-RAM
In the standard ram model of computation memory is organized in registers
or words, each word containing a set of bits. Any bit in a word belongs to that
word only. In contrast, in the fs-ram model [18]—also known as Random Access
Machine with Byte Overlap (rambo)— words can overlap, that is, a single bit
of memory can belong to several words. The topology of the memory, i.e., a
specification of which bits are contained in which words, defines a particular
variant of the fs-ram model. Variants of this model have been used to sidestep
lower bounds for important data structure problems [10, 11].
We show how the uw-ram can be used to implement memory access opera-
tions for any given fs-ram of word size at most w bits in constant time. Thus,
the time bounds of any algorithm in the fs-ram model carry over directly to the
uw-ram. Note that each fs-ram layout requires a different specialized hardware
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implementation, whereas a uw-ram architecture can simulate any fs-ram lay-
out without further changes to its memory architecture.
3.1 Implementing FS-RAM Operations in the UW-RAM
Let B1, . . . ,BB denote the bits of fs-ram memory. A particular fs-ram mem-
ory layout can be defined by the registers and the bits contained in them [9].
For example, in the Yggdrasil model in Fig. 3, reg[0]=B8B4B2B1, and in general
reg[i].bit[j]= Bk, where k = bi/2jc+ 2m−j−1 (m = 4 in the example) [10].
In order to implement memory access operations on a given fs-ram using
the uw-ram, we need to represent the memory layout of fs-ram in standard
ram. Assume an fs-ram memory of r registers of b ≤ w bits each and B ≤ br
distinct fs-ram bits. We assume that the fs-ram layout is given as a table
R that stores, for each register and bit within the register, the number of the
corresponding fs-ram bit. Thus, if reg[i].bit[j]= Bk, for some k, thenR[i, j] = k.
We assume R is stored in row major order. We simply store the value of each
fs-ram bit Bi in a different w-bit entry of an array A in ram, i.e., A[i] = Bi. We
could store more than one bit in each word of A; however, this representation
allows us to avoid having to serialize concurrent writes to the same word.
Given an index t of a register of an fs-ram represented by R, we can read
the values of each bit of reg[t] from ram and return the b bits in a word. Doing
this sequentially for each bit might take O(b) time. Using the wide word we can
take advantage of parallel reading and the compress operation to retrieve the
contents of reg[t] in constant time. Let reg[t]= Bi0 . . .Bib−1 . The read operation
first obtains the address in A of each bit of register t from R. Then, it uses a
content access to read the value of each bit Bij into block Wj of W , thus assigning
Wj ← A[R[t, j]]. Finally, it applies one compress operation, after which the b bits
are stored in W0. Algorithm 1 shows the read operation, which takes constant
time. In order to implement the write operation reg[t]← Bi0 . . .Bib−1 of fs-ram,
we first set W0 ← Bi0 . . .Bib−1 and perform a spread operation to place each bit
Bj in block Wj . We then write the contents of each Wj in A[R[t, j]]. Algorithm 2
shows this operation, which takes constant time as well.
Algorithm 1 fs-ram read(t)
1: read word(W,R[t]) {Wj ←R[t, j]}
2: read content(W,A) {Wj ← A[R[t, j]]}
3: W ← compress(W )
4: write block(W, 0,&ret) {ret←W0}
5: return ret
Since the read and write operations described above are sufficient to imple-
ment any operation that uses fs-ram memory (any other operation is imple-
mented in ram), we have the following result.
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Algorithm 2 fs-ram write(t,B = Bi0 . . .Bib−1)
1: read block(W, 0,B) {W0 ← B}
2: W ← spread(W )
3: read word(V,R[t]) {Vj ←R[t, j]}
4: write content(W,V,A) {A[R[t, j]]←Wj}
Theorem 1. Let R be any fs-ram memory layout of r registers of at most b
bits each and B distinct fs-ram bits, with b ≤ w and logB ≤ w. Let A be any fs-
ram algorithm that uses R and runs in time T . Algorithm A can be implemented
in the uw-ram to run in time O(T ), using rb+B additional words of ram.
Proof. Table R indicating the fs-ram bit identifier for each register and bit
within register can be stored in rb words of ram, while the values of each bit
can be stored in B words of ram. Since both fs-ram read and fs-ram write are
constant time operations, any t-time operation that uses fs-ram memory can
be implemented in uw-ram in the same time t. uunionsq
3.2 Constant Time Priority Queue
Brodnik et al. [10] use the Yggdrasil fs-ram memory layout to implement prior-
ity queue operations in constant time using 3M−1 bits of space (2M of ordinary
memory and M − 1 of fs-ram memory), where M is the size of the universe.
This problem has non-constant lower bounds for several models , including an
Ω(min{lg lgM/ lg lg lgM,√lgN/ lg lgN}) lower bound in the ram model when
the memory is restricted to NO(1), where N is the number of elements in the
set to be maintained [6]. For a universe of size M = 2m, for some m, the Yg-
gdrasil fs-ram layout consists of r = M/2 registers of b = logM bits each, and
B = M − 1 distinct fs-ram bits (Fig. 3 is an example with M = 16). Thus,
applying Theorem 1 we obtain the following result:
Corollary 1. The discrete extended priority queue problem can be solved in the
uw-ram in O(1) time per operation using 2M +w(M/2) logM +w(M −1) bits,
thus in O(M logM) words of ram.
3.3 Constant Time Dynamic Prefix Sums
Brodnik et al. [11] use a modified version of the Yggdrasil fs-ram to solve
the dynamic prefix sums problem in constant time. This problem consists of
maintaining an array A of size N over a universe of size M that supports
the operations update(j, d), which sets A[j] to A[j] ⊕ d, and retrieve(j), which
returns ⊕ji=0A[i] [19, 11], where ⊕ is any associative binary operation. This
fs-ram implementation sidesteps lower bounds on various models: there is an
Ω(logN) algebraic complexity lower bound [19] as well as under the semi-group
model of computation [25], and an Ω(logN/ log logN) information-theoretic
lower bound [19].
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The result of Brodnik et al. [11] uses a complete binary tree on top of array
A as leaves. The tree is similar to the one used in the priority queue problem,
but it differs in that only internal nodes store any information and in that there
are m = dlogMe bits stored in each node. This tree is stored in a variant of the
Yggdrasil memory called m-Yggdrasil, in which each register corresponds again
to a path from a leaf to the root, but this time each node stores not only one bit
but the m bits containing the sum of all values in the leaves of the left subtree
of that node [11]. It is assumed that nm ≤ w, where n = dlogNe and w is the
size of the word in bits. Thus, an entire path from leaf to root fits in a word
and can be accessed in constant time. An update or retrieve operation consists
of retrieving the values along a path in the tree and processing them in constant
time using bit-parallelism and table lookup operations. The space used by the
lookup table can be reduced at the expense of an increased time for the retrieve
operation. In general, both operations can be supported in time O(ι + 1) with
(N−1)m bits of m-Yggdrasil memory and O(Mn/2ι ·m+m) bits of ram, where
ι is a trade-off parameter [11].
In order to represent the m-Yggdrasil memory in our model, we treat each
bit of a node in the tree as a separate fs-ram bit. Thus, the fs-ram memory
has r = N registers of b = nm bits each, and there are B = (N − 1)m distinct
bits to be stored. Hence, by Theorem 1 we have:
Corollary 2. The operations update and retrieve of the dynamic prefix sums
problem can be supported in the uw-ram model in O(ι+ 1) time with O(Mn/2
ι ·
m + Nmnw) bits of ram. For constant time operations (ι = 1) the space is
dominated by the first term, i.e., the space is O(M
√
logN ) bits. For ι = log logN ,
the time is O(log logN) and the space is O(Nmnw) bits.
4 Dynamic Programming
In this section we describe uw-ram implementations of dynamic programming
algorithms for the subset sum, knapsack, and longest common subsequence prob-
lems. A word-ram algorithm that only uses bit parallelism can be translated
directly to the uw-ram. The algorithm for subset sum is an example of this. In
general, however, word-ram algorithms that use lookup tables cannot be directly
extended to w2 bits, as this would require a mechanism to address Θ(w2)-bit
words in memory as well as lookup tables of prohibitively large size. Hence, extra
work is required to simulate table lookup operations. The knapsack implemen-
tation that we present is a good example of such case.
4.1 Subset Sum
Given a set S = {a1, a2, . . . , an} of nonnegative integers (weights) and an integer
t (capacity), the subset sum problem is to find S′ ⊆ S such that ∑ai∈S′ ai = t
The optimization version asks for the solution of maximum weight which does
not exceed t [14]. This problem is NP-hard, but it can solved in pseudopolynomial
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time via dynamic programming in O(nt) time, using the following recurrence [7]:
for each 0 ≤ i ≤ n and 0 ≤ j ≤ t, Ci,j = 1 if and only if there is a subset of
elements {a1, . . . , ai} that adds up to j. Thus, C0,0 = 1, C0,j = 0 for all j > 0,
and Ci,j = 1 if Ci−1,j = 1 or Ci−1,j−ai = 1 (Ci,j = 0 for any j < 0). The problem
admits a solution if Cn,t = 1.
Pisinger [35] gives an algorithm that implements this recursion in the word-
ram with word size w by representing up to w entries of a row of C. Us-
ing bit parallelism, w bits of a row can be updated simultaneously in con-
stant time from the entries of the previous row: Ci is updated by computing
Ci = (Ci−1 | (Ci−1 >> ai)) (which might require shifting words containing Ci−1
first by bai/wc words and then by ai−bai/wc) [35]. Assuming w = Θ(log t), this
approach leads to an O(nt/ log t) time solution in O(t/ log t) space. The actual
elements in S′ that form the solution can be recovered with the same space and
time bounds with a recursive technique by Pferschy [34].
This algorithm can be implemented directly in the uw-ram: entries of row
Ci are stored contiguously in memory; thus, we can load and operate on w
2 bits
in O(1) time when updating each row. Hence, the uw-ram implementation runs
in O(nt/ log2 t) time using the same O(t/ log t) space (number of w-bit words).
4.2 Knapsack
Given a set S of n elements with weights and values, the knapsack problem
asks for a subset of S of maximum value such that the total weight is be-
low a given capacity bound b. Let S = {(wi, vi)}ni=1, where wi and vi are the
weight and value of the i-th element. Like subset sum, this problem is NP-hard
but can be solved in pseudopolynomial time using the following recurrence [7]:
let Ci,j be the maximum value of a solution containing elements in the subset
Si = {(wk, vk)}ik=1 with maximum capacity j. Then, C0,j = 0 for all 0 ≤ j ≤ b,
and Ci,j = max{Ci−1,j , Ci−1,j−wi + vi}. The value of the optimal solution is
Cn,b. This leads to a dynamic program that runs in O(nb) time.
The word-ram algorithm by Pisinger [35] represents partial solutions of the
dynamic programming table with two binary tables g and h and operates on
O(w) entries at a time. More specifically, gi,u = 1 and hi,v = 1 if and only if there
is a solution with weight u and value v that is not dominated by another solution
in Ci,∗ (i.e., there is no entry Ci,u′ such that u′ < u and Ci,u′ ≥ v). Pisinger
shows how to update each entry of g and h with a constant time procedure,
which can be encoded as a constant size lookup table T . A new lookup table Tα
is obtained as the product of α times the original table T . Thus, α entries of g
and h can be computed in constant time. Setting α = w/10, an entire row of g
and h can be computed in O(m/w) time and O(m/w) space [35], where m is the
maximum of the capacity b and the value of the optimal solution6. The optimal
solution can then be computed in O(nm/w) time.
6 This value is not known in advance, though an upper bound of at most twice the
optimal value can be used [35, 16].
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Compared to the subset sum algorithm, which relies mainly on bit-parallel
operations, this word-ram algorithm for knapsack relies on precomputation and
use of lookup tables to achieve a w-fold speedup. While we cannot precompute
a composition of Θ(w2) lookup tables to compute Θ(w2) entries of g and h at a
time, we can use the same tables with α = w/10 as in Pisinger’s algorithm and
use the read content operation of the uw-ram to make w simultaneous lookups
to the table. Since the entries in a row i of h and g depend only on entries in
row i− 1, then there are no dependencies between entries in the same row.
One difficulty is that in order to compute the entries in row i in parallel we
must first preprocess row i − 1 in both h and g, such that we can return the
number of one bits in both gi−1,0, ..., gi−1,j and hi−1,0, ..., hi−1,j in O(1) time for
any column j ∈ {0,m− 1}. That is, the prefix sums of the one bits in row i− 1.
Note that this is not the same as the dynamic problem described in Section 3.3,
but it is a static prefix sums problem. Furthermore, since the algorithm is the
same for both g and h, we describe the computation for g alone.
Static Prefix Sums We divide gi−1 in blocks of w contiguous bits and compute the
number of ones in each block gi−1,k, ..., gi−1,k+w−1 for k ∈ {0, w, 2w, ..., bm/wcw}
using a lookup table. We store the results in an array A of length dm/we, with
A[k] storing the number of ones in the k-th block. Next, we compute the prefix
sums A′ of A in two steps. We divide A in subarrays of w consecutive entries.
Let Ai denote the subarray A[iw, iw + w − 1], for i ∈ {0, 1, . . . , d|A|/we − 1}.
The first step is to compute the prefix sums A′i of each subarray Ai, i.e.
A′i[k] =
∑k
j=0Ai[j]. Using the w blocks of a wide word, we can operate on w
entries at a time. Consider the first w consecutive subarrays A0,A1, . . . ,Aw−1.
In order to compute A′0, . . . ,A′w−1, for each 0 ≤ k ≤ w − 1, we use the i-th
block of the wide work to compute A′i[k], thus computing the entries for all
0 ≤ i ≤ w − 1 simultaneously. Each entry is computed in constant time, since
A′i[k] =
{
A′i[k − 1] +Ai[k] if k > 0,
Ai[k] otherwise.
Hence, we can compute the prefix sums of w subarrays in O(w) time. After
computing the first w subarrays we continue with the second group, and so on.
Thus, we compute all prefix sums of the O(|A|/w) subarrays in O(|A|/w) time.
The second step is to update each subarray of A′ by adding to each entry
the last entry of the previous subarray. I.e., we set A′i[k] = A′i[k] +A′i−1[w − 1]
for all i = 1, . . . , d|A′|/we − 1 (in increasing value of i). This can also be done
for w entries at once, but this time we use the blocks of the wide word to
update all entries of one subarray simultaneously. Thus, sequentially for each
i = 1, . . . , d|A′|/we − 1 we update A′i in O(1) time, and hence A′ is updated in
O(|A|/w) time.
At this point, A′ contains the prefix sums of A, and took O(|A|/w) =
O(m/w2) time to compute. Fig. 4 shows an example of this procedure.
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Step 1
g = 100 011 110 111 001 101 100 11
A = 1 2 2 3 1 2 1 2
A′(1) = 1 3 1
A′(2) = 1 3 3 4 1 3
A′(3) = 1 3 5 3 4 6 1 3
A′(1) = 1 3 5 8 9 11 1 3
A′(2) = 1 3 5 8 9 11 12 14
A0 A1 A2
Step 2
Fig. 4. Example of computing prefix sums in the uw-ram with w = 3 and m = 23.
Numbers in parenthesis indicate the parallel step number when computing A′ and
underlined entries indicate the entries computed in that step.
Let f be the number of ones in gi−1,bj/wc, ..., gi−1,j , which can be computed
using the lookup table. To compute the number of ones in gi−1,0, ..., gi−1,j we
return f +A′[bj/wc].
Then, each row of g and h takes O(m/w2) time to compute, and since there
are n rows, the total time to compute g and h (and hence the optimal solution)
on the uw-ram is O(nm/w2). This achieves a w-fold speedup over Pisinger’s
word-ram solution.
4.3 Generalizations of Subset Sum and Knapsack Problems
Pisinger [35] uses the techniques of the word-ram algorithm for subset sum and
knapsack to obtain a word-ram algorithm for computing a path in a layered
network: given a graph G = (V,E), a source s ∈ V and a terminal t ∈ V , and a
weight for each edge, is there a path of weight b from s to t? Again, this algorithm
translates directly to a uw-ram algorithm, thus yielding a w-fold speedup over
the word-ram algorithm. Pisinger further uses the algorithms for the problems
above to implement word-ram solutions for other generalizations of subset sum
and knapsack problems, such as: the bounded subset sum and knapsack problems
(each element can be chosen a bounded number of times), the multiple choice
subset sum and knapsack problems (the set of numbers is divided in classes and
the target sum must be matched with one number of each class), the unbounded
subset sum and knapsack problems (each element can be chosen an arbitrary
number of times), the change-making problem, and, finally, the two-partition
problem. uw-ram implementations for all these generalizations are direct and
yield a w-fold speedup over the word-ram algorithms (recall that w = Ω(log n)).
4.4 Longest Common Subsequence
The final dynamic programming problem we examine is that of computing the
longest common subsequence (LCS) of two string sequences (Definition 1).
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Definition 1. [LCS] Given a sequence of symbols X = x1x2 . . . xm, a sequence
Z = z1z2 . . . zk is a subsequence of X if there exists an increasing sequence of
indices i1, i2, . . . , ik such that for all 1 ≤ j ≤ k, xij = zj [14]. Let Σ be a fi-
nite alphabet of symbols, and let σ = |Σ|. Given two sequences X = x1x2 . . . xm
and Y = y1y2 . . . yn, where xi, yj ∈ Σ, the Longest Common Subsequence prob-
lem asks for a sequence Z = z1z2 . . . zk of maximum length such that Z is a
subsequence of both X and Y .
This problem can be solved via a classic dynamic programming algorithm
in O(nm) time [14]. We describe a uw-ram algorithm for LCS based on an
algorithm by Masek and Paterson [31]. We note that there exist other approaches
to solving the LCS problem with bit-parallelism (e.g., [15]) that could also be
adapted to work in the uw-ram. The approach we show here is a good example
of bit parallelism combined with the parallel lookup power of the model, which
we use to implement the Four Russians technique.
The base algorithm, which mainly relies on bit parallelism, leads to Theo-
rem 2. We then extend the algorithm with the Four Russians technique to achieve
further speedups, obtaining Theorem 3.
Theorem 2. The length of the LCS of two strings X and Y over an alphabet
of size σ, with |X| = m and |Y | = n, can be computed in the uw-ram in
O(nmw2 log σ +m+ n) time and O(
min(n,m)
w log σ) words in addition to the input.
Theorem 3. The length of the LCS of two strings X and Y of length n over
an alphabet of size σ can be computed in the uw-ram in O(n2 log2(σ)/w3 +
n log(σ)/w) time. For σ = O(1) and w = Θ(log n) this time is O(n2/ log3 n).
Let ci,j denote the length of the LCS of X[1..i] = x1x2 . . . xi and Y [1..j] =
y1y2 . . . yj . Then the following recurrence allows us to compute the length of the
LCS of X and Y [14]:
ci,j =
0, if i = 0 or j = 0ci−1,j−1 + 1, if xi = yj
max{ci,j−1, ci−1,j}, otherwise.
(1)
The length of the LCS is cm,n, which can be computed in O(mn) time.
Consider an (m + 1) × (n + 1) table C storing the values ci,j . The idea of the
uw-ram algorithm is to compute various entries of this table in parallel. We
assume w = Θ(max{log n, logm}).
Let dk denote the values in the k-th diagonal of table C, this is dk = {ci,j |i+
j = k}. Since a value in a cell i, j > 0 depends only on the values of cells
(i− 1, j), (i− 1, j − 1) and (i, j − 1), all values in the same diagonal dk can be
computed in parallel. Thus, we use the wide word to compute various entries
of a diagonal in constant time. Since each value in the cell might use up to
min{log n, logm} bits, each value might use up to an entire block of the wide
word (if logm = Θ(log n)); thus, w cells can be computed in parallel. Since the
total number of cells is O(mn) and the critical path of the table has m+ n+ 1
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j 1 2 3 4 5 6
LCS a a b b b a
i 0 0 0 0 0 0 0
1 a 0 1 1 1 1 1 1
2 b 0 1 1 2 2 2 2
3 b 0 1 1 2 3 3 3
4 a 0 1 2 2 3 3 4
5 b 0 1 2 3 3 4 4
j 1 2 3 4 5 6
H a a b b b a
i 0 0 0 0 0 0
1 a 1 0 0 0 0 0
2 b 1 0 1 0 0 0
3 b 1 0 1 1 0 0
4 a 1 1 0 1 0 1
5 b 1 1 1 0 1 0
j 1 2 3 4 5 6
V a a b b b a
i
1 a 0 1 1 1 1 1 1
2 b 0 0 0 1 1 1 1
3 b 0 0 0 0 1 1 1
4 a 0 0 1 0 0 0 1
5 b 0 0 0 1 0 1 0
Fig. 5. Dynamic programming tables for the LCS and horizontal and vertical differ-
ences for X = abbab and Y = aabbba.
cells, this approach takes O(mn/w+m+n) parallel time, resulting in a speedup
of w. However, we can obtain better speedups by using fewer bits per entry of
the table, which enables us to operate on more values in parallel. For this sake,
instead of storing the actual values of the partial longest common subsequences,
we store differences between consecutive values as described in [31] for the related
string edit distance problem.
Let V and H denote the tables of vertical and horizontal differences of values
in C, respectively. Entries in these tables are defined as Vi,j = ci,j − ci−1,j and
Hi,j = ci,j − ci,j−1 for 1 ≤ i ≤ m and 1 ≤ j ≤ n. Fig. 5 shows the tables C, V ,
and H for an example pair of input sequences. We adapt Corollary 1 in [31] for
the computation of V and H:
Proposition 1. Let [xi = yj ] = 1 if xi = yj and 0 otherwise. Then, Vi,j =
max{[xi = yj ]−Hi−1,j , 0, Vi,j−1−Hi−1,j} and Hi,j = max{[xi = yj ]−Vi,j−1, 0,
Hi−1,j − Vi,j−1}.
Proof. Directly from Recurrence (1) we obtain Vi,j = 1−Hi−1,j if xi = yj and
Vi,j = max{0, Vi,j−1 −Hi−1,j} otherwise. Similarly, Hi,j = 1− Vi,j−1 if xi = yj
and Hi,j = max{0, Hi−1,j − Vi,j−1} otherwise. It is easy to verify from the
definition of longest common subsequence and Recurrence (1) that 0 ≤ Hi,j ≤ 1
and 0 ≤ Vi,j ≤ 1 for all i, j, which implies that the maximum in max{[xi =
yj ]−Hi−1,j , 0, Vi,j−1−Hi−1,j} and max{[xi = yj ]−Vi,j−1, 0, Hi−1,j −Vi,j−1} is
equal to the first term if xi = yj and to the second or third terms otherwise. uunionsq
We compute tables H and V according to Proposition 1 diagonal by diagonal
using bit parallelism in the wide word. Assume an alphabet Σ = {0, 1, 2, . . . , σ−
1} with dlog σe ≤ w−1. Although all entries in tables H and V are either 0 or 1,
we will use fields of O(log σ) bits to store these values, since we can only compare
at most w2/ log σ symbols simultaneously in the wide word. We divide the wide
word W in f -bit fields with f = max(dlog σe, 2) + 1. Each field will be used to
store both symbols and intermediate results for the computation of the diagonals
of H and V , plus an additional bit to serve as a test bit in order to implement
fieldwise comparisons as described in Appendix A. We require at least 3 bits
because although all entries in tables H and V use one bit, intermediate results
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in calculations can result in values of -1. Thus, we require 2 bits to represent
values -1, 0, and 1, and a test or sentinel bit to prevent carry bits resulting
from subtractions to interfere with neighboring fields. We represent -1 in two’s
complement. It is not hard to extend the techniques for comparisons and maxima
to the case of positive and negative numbers [24].
Let Hk and Vk denote the k-th diagonal of H and V , respectively, i.e., Hk =
{Hi,j |i+j = k} and Vk = {Vi,j |i+j = k}. Consider table H. We will operate with
each diagonal Hk using d|Hk|/`e wide words, where ` = bw2/fc. Let f0, . . . , f`−1
denote the fields within a wide word in increasing order of bit significance. In
each wide word, cells of Hk will be stored in increasing order of column, i.e., if
Hi,j is stored in field fr, then fr+1 stores Hi−1,j+1. In order to compute each
diagonal we must compare the relevant entries of strings X and Y . We assume
that each symbol of X and Y is stored using dlog σe+ 1 bits (including the test
bit) and that X is stored in reverse order. X and Y can be preprocessed in
O(m+n) to arrange this representation, which will allow us to do constant-time
parallel comparisons of symbols for each diagonal loading contiguous words of
memory in wide words.
Consider a diagonal Hk. Assume that the entire diagonal fits in a word W .
This will not be the case for most diagonals, but we describe the former case
for simplicity. The latter case is implemented as a sequence of steps updating
portions of the diagonal that fit in a wide word. We update the entries of Hk as
follows:
1. We load the symbols of the relevant substrings of X and Y into words WX
and WY , with the substring of X in reverse order. More specifically, for
a diagonal k, WY = yj1yj1+1 . . . yj2 , where j1 = k − min(|X|, k − 1) and
j2 = min(|Y |, k), and WX = xi2xi2−1 . . . xi1 with i2 = k− j1 and i1 = k− j2.
We subtract WY from WX , mask out all non-zero results and write a 1 in
each field that resulted in 0. We store the resulting word in Weq, where each
field corresponding to a cell (i, j) stores a 1 if xi = yj and a 0 otherwise (this
can be implemented through comparisons as described in Appendix A).
2. We load Vk−1 into a word WV and subtract it from Weq to obtain [ai =
bj ]− Vi,j−1 for all i, j in Hk simultaneously and store the result in W1.
3. We load Hk−1 into a word WH and subtract WV from it to obtain Hi−1,j −
Vi,j−1 for all i, j in Hk, storing the result in W2.
4. Finally, using fieldwise comparisons, we obtain the fieldwise maximum of
W1,W2 and the word 0. The resulting word is Hk.
All the operations described above can be implemented in constant time.
The procedure to compute Vk is analogous. Note that the entries corresponding
to base cases in the first row and column in the LCS table correspond to the
base cases of the horizontal and vertical vectors, respectively. When computing
diagonals Hk with k ≤ n+ 1 and Vk with k ≤ m+ 1, the entries corresponding
to base cases are not computed from previous diagonals but should be added
appropriately at the end of Hk and beginning of Vk. Example 1 shows how to
compute H6 from H5 and V5 (in gray) in Fig. 5 with the above procedure.
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Example 1. Let X = abbab and Y = aabbba be two strings. Fig. 5 shows the
entries of the dynamic programming table for computing the LCS of X and Y ,
as well as the values of horizontal and vertical differences.
In this example σ = 2, thus we use one bit for each symbol (‘a’=0, ‘b’=1),
but we use f = 3 bits per field. Consider the diagonal H6 in table H (in dark
gray). We now illustrate how to obtain H6 from H5 and V5 (in light gray). In
what follows we represent the number in each field in decimal and do not include
the details of fieldwise comparison and maxima.
WX = 1 0 1 1 0 (=x5x4x3x2x1)
WY = 0 0 1 1 1 (=y1y2y3y4y5)
Weq = 0 1 1 1 0 (Weq[f(j− 1)] = 1⇔ x|H5|−j = yj)
V5 = 0 0 0 1 1
W1 = Weq − V5 = 0 0 1 0 -1
H5 = 1 0 1 0 0
W2 = H5 − V5 = 1 0 1 -1 -1
max{W1,W2,0} = 1 1 1 0 0
H6 = 1 1 1 0 0 0 (last 0 is the base case)
Once all diagonals are computed, the final length of the longest common
subsequence of X and Y can be simply computed by (sequentially) adding the
values of the last row of H or the values of last column of V (which can be done
while computing H and V ). The entire procedure is described in Algorithm 3
and leads to Theorem 2:
Theorem 2. The length of the LCS of two strings X and Y over an alphabet
of size σ, with |X| = m and |Y | = n, can be computed in the uw-ram in
O(nmw2 log σ +m+ n) time and O(
min(n,m)
w log σ) words in addition to the input.
Proof. A diagonal of H and V of length ` entries can be computed in time
O(` log σ/w2 + 1). Adding this time over all m + n diagonals yields the total
time. For the space, each diagonal is represented in d`f/w2e wide words, where
f = O(log σ) is the number of bits per field. Since we can compute each diagonal
Hk and Vk using only Hk−1 and Vk−1, we only need to store 4 diagonals at any
given time. Since the maximum length of a diagonal is min(n,m) + 1 and each
wide word can be stored in w regular words of memory, the result follows. uunionsq
Recovering a Longest Common Subsequence It is known that given a
dynamic programming table storing the values of the LCS between strings X and
Y , one can recover the actual subsequence by starting from cm,n and following
the path through the cells corresponding to the values used when computing
each value ci,j according to Recurrence (1): if xi = yj , then we add xi to the
LCS and continue with cell (i − 1, j − 1); otherwise the path follows the cell
corresponding to the maximum of ci−1,j or ci,j−1. Although Algorithm 3 does
not compute the actual LCS table, a path of an LCS can be easily computed
using tables H and V . The path starts at cell (m,n) (of either table). Then, to
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Algorithm 3 LCS-length(X,Y,m = |X|, n = |Y |, σ)
1: f ← max(dlog σe, 2) + 1 {field length in bits}
2: H11 ← 0 {H0,1 = 0}
3: V 11 ← 0 {V1,0 = 0}
4: length← 0 {length of longest common subsequence}
5: for k = 2 to m+ n do
6: `← min(n, k − 1) + min(m, k − 1)− k + 1 {length of diagonal}
7: j1 ← k −min(m, k − 1) {indices of relevant substrings of X and Y }
8: j2 ← min(n, k)
9: i2 ← k − j1
10: i1 ← k − j2
11: j ← j1
12: i← i2
13: s← d`f/w2e {number of wide words per diagonal}
14: for t = 1 to s do
15: j′ ← min(j + s− 1, j2)
16: i′ ← max(i+ s− 1, i1)
17: WY ← Y [j..j′]
18: WX ← X[i..i′] {substring of X is in reverse order}
19: Weq ←equal(WX ,WY )
20: W1 ←Weq − V tk−1
21: W2 ← Htk−1 − V tk−1
22: Htk ← max(W1,W2,0) {base case is implicitly added at rightmost field}
23: W1 ←Weq −Htk−1
24: W2 ← V tk−1 −Htk−1
25: V tk ← max(W1,W2,0)
26: if t = 1 AND k ≤ m+ 1 then
27: V tk ← V tk >> f {add 0 in the first field for the base case}
28: i← i′ + 1
29: j ← j′ + 1
30: if t = 1 AND k ≥ m+ 1 then
31: length← length +H1k [0..f − 1] {length = length +Hm,k−m}
32: return length
continue from a cell (i, j), if xi = yj , then xi is part of the LCS, and we continue
with cell (i− 1, j− 1); otherwise, if Hi,j = 1 and Vi,j = 0, then we continue with
cell (i− 1, j), and if Hi,j = 0 and Vi,j = 1, we continue with cell (i, j − 1) (and
with any of the two if Hi,j = Vi,j = 0). This can be easily done in O(m+n) time
if all diagonals of tables V and H are kept in memory while computing the LCS
length in Algorithm 3. This would require Algorithm 3 to use O(nmw/ log σ)
words of memory to store all diagonals.
Four Russians Technique The computation of the longest common subse-
quence in the uw-ram can be made even faster by combining the diagonal-by-
diagonal order of computation described above with the Four Russians technique.
The Four Russians technique [3] was used by Masek and Paterson to speedup
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the computation of the string edit problem (and also the LCS) in a ram with
indirect addressing [31]. The technique consists of dividing the dynamic program-
ming table in blocks of size t × t cells. In a precomputation phase, all possible
blocks are computed and stored as a data structure indexed by the first row and
column of each block. The LCS can be then computed by looking up relevant
values of the table one block at a time using the data structure. In a ram with
indirect addressing and under a suitable value of t, the last row and column of a
block can be obtained by looking up the entry corresponding to the first row and
column of that block in constant time. This technique yields a speedup of O(t2)
with respect to computing all cells in the table, for a total time of O(n2/t2)
(for two strings of length n) plus the time for the precomputation of all blocks.
By setting t = O(log n) (for a constant alphabet size) and encoding the table
with difference vectors, the precomputation time can be absorbed by the time
to compute the main table (see [31, 23] for a more detailed description of the
technique).
We can use the power of parallel memory accesses of the uw-ram to speedup
the computation of the LCS even further by looking up blocks in parallel, in a
similar fashion to the diagonal-by-diagonal approach described above. For sim-
plicity, assume m = n. Using the same encoding for H and V , we first precom-
pute all possible blocks of H and V of size t × t. Since a block is completely
determined by its first column and row, whose values are in {0, 1}, and the two
substrings of length t (over an alphabet of size σ), there are O((2σ)2t) possi-
ble blocks. Note that we can encode each cell now with one bit, since we do
not need to do symbol comparisons in parallel. Each block can be computed
in O(t2) time with the standard sequential algorithm, so the precomputation
time is O((2σ)2tt2). We set t = log2σ n/2, and thus the precomputation time
is O(n log2 n) [23]. Since t ≤ w/2, we can use each block of the wide word to
lookup the entry for each block by using a parallel lookup operation. Thus, as
described previously, we can compute tables H and V in diagonals of blocks,
computing min(`, w) blocks simultaneously in a diagonal of length ` blocks.
There are (n/t)2 blocks to compute and the critical path of the table has length
n/t blocks. Therefore, the computation of H and V can be carried out in time
O(n2/(t2w) + n/t) = O(n2 log2 σ/w3 + n log σ/w), since t = Θ(w/ log σ). This
result is summarized by Theorem 3:
Theorem 3. The length of the LCS of two strings X and Y of length n over
an alphabet of size σ can be computed in the uw-ram in O(n2 log2(σ)/w3 +
n log(σ)/w) time. For σ = O(1) and w = Θ(log n) this time is O(n2/ log3 n).
5 String Searching
Another example of a problem where a large class of algorithms can be sped up
in the uw-ram is string searching. Given a text T of length n and a pattern
P of length m, both over an alphabet Σ, string searching consists of reporting
all the occurrences of P in T . We focus here on on-line searching, this is, with
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no preprocessing of the text (though preprocessing of the pattern is allowed),
and we assume in general that n  m. We use two classic algorithms for this
problem to illustrate different ways of obtaining speedups via parallel operations
in the wide word. More specifically, we obtain speedups of w = Ω(log n) for uw-
ram implementations of the Shift-And and Shift-Or algorithms [4, 40], and the
Boyer-Moore-Horspool algorithm [28]. For a string S, let S[i] denote its i-th
character, and let S[i..j] be the substring of S from position i to j. Indices start
at 1.
5.1 Shift-And and Shift-Or
The Shift-And and Shift-Or algorithms keep a sliding window of length m over
the text T . On a window at substring T [i−m+1..i], the algorithms keep track of
all prefixes of P that match a suffix of T [i−m+ 1..i]. Thus, if at any time there
is one such prefix of length |P |, then an occurrence is reported at T [i−m+ 1].
This is equivalent to running the (m + 1)-state non-deterministic automaton
that recognizes P starting from every position of T . For a window T [i−m+1..i]
in T , the j-th state of the automaton (0 ≤ j ≤ m) is active if and only if
P [1..j] = T [i − j + 1..i]. These algorithms represent the automaton as a bit
vector and update the active states using bit-parallelism. Their running time is
O(mn/w + n), achieving linear time on the size of the text for small patterns.
More specifically, the Shift-And algorithm keeps a bit vector v = b1b2 . . . bm,
where bj = 1 whenever the j-th state is active. If vi represents the automaton
for the window ending at T [i], then vi+1 = ((vi >> 1) | 1) & Y [T [i+ 1]], where
Y [σ] is a bit vector with set bits in the positions of the occurrences of σ in P .
The OR with a 1 corresponds to the initial state always being active to allow
a match to start at any position. The Shift-Or algorithm is similar but it saves
this operation by representing active states with zeros instead of ones.
We describe in two uw-ram algorithms for Shift-And that illustrate different
techniques, noting that the uw-ram implementation of Shift-Or is analogous.
We obtain the following theorem:
Theorem 4. Given a text T of length n and a pattern P of length m, we can
find the occ occurrences of P in T in the uw-ram in time O(nm/w2+n/w+occ).
w2-bit Automaton The straightforward way of taking advantage of the wide
word when implementing Shift-And is to use the entire wide word for bit vectors.
We first compute the mask array Y [σ] for each σ ∈ Σ and store each w2-bit vector
in contiguous words of memory starting at address Y + σ. Then the code of the
uw-ram is essentially the same as the original code, replacing all references
to the array Y with memory access operations for the wide word: assuming
m ≤ w2, reading from and writing to Y [σ] implemented by read word(W,Y +
σ) and write word(W,Y + σ), for some word W . Otherwise, bit vectors are
represented in dm/w2e wide words (and stored in memory in dm/w2ew words).
The rest of the operations are done on registers, and constants are part of the
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Algorithm 4 Shift-And(T, P, n = |T |,m = |P |, Σ)
1: {Preprocessing}
2: for each σ ∈ Σ do
3: Y [σ]← 0
4: for j = 1 to m do
5: Y [P [j]]← Y [P [j]] | (1 >> (j − 1))
6: {Search}
7: V ← 0
8: C ← 1 >> (m− 1)
9: for i = 1 to n do
10: V = ((V >> 1) | 1) & Y [T [i]]
11: if V & C 6= 0 then
12: report an occurrence at i−m+ 1
precomputation. The pseudocode for this algorithm is shown in Algorithm 4,
which assumes m ≤ w2 and is based on the pseudocode for Shift-And given
in [33, Chapter 2.2.2]. Since we can now update v in O(m/w2 + 1) time, the
running time of Algorithm 4 is O(nm/w2 + n). Thus, compared to the original
algorithm, the uw-ram algorithm achieves a speedup of w when m ≥ w2, and
a speedup of dm/we otherwise (no speedup is achieved for m ≤ w).
Lemma 1. When implemented in the uw-ram, the Shift-And and Shift-Or al-
gorithms for searching a pattern of length m in a text of length n have a running
time of O(nm/w2 + n), achieving a w-fold speedup over word-ram implementa-
tions when m ≥ w2.
w-bit Parallel Automata Another way of using the wide word to speedup
the Shift-And algorithm is to take advantage of the parallel memory access
operations of the uw-ram to perform w parallel searches on disjoint portions
of the text. This is done by using each block of a wide word to represent the
automaton in each search: block j is used to search P in T [jn/w..(j+1)n/w−1],
for 0 ≤ j ≤ w − 1 (we assume w divides n). Since the operations involved in
updating the automata are the same across blocks, an update to all w automata
can be done with a constant number of single wide word operations. All bit
vectors of the precomputed table Y are now again w-bit long, as in the original
algorithm. In each step of the search, w entries of Y are read in parallel to each
block according to the current character in T in the search in each portion.
The pseudocode for this procedure is shown in Algorithm 5. The code assumes
m ≤ w, though it is straightforward to modify it for the m > w case. The
running time of this algorithm is now O(nm/w2 + n/w + occ), where occ is the
number of occurrences found. This is asymptotically faster than the first version
above, and it leads to Theorem 4.
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Algorithm 5 Parallel Shift-And(T, P, n = |T |,m = |P |, Σ). For technical rea-
sons, assume that T [n + j] = $ for j = 1, . . . ,m − 1, with $ /∈ Σ, and that
w ≥ log(n + m). In order to report matches at each step in time proportional
to the number of matches (and not the number of blocks), we move directly to
blocks with matching positions by using a function that for every word of length
w returns an array A with the positions of set bits. For example, for w = 5 and
x = 01011, A = [1, 3, 4]. We do this by table look up to a table with (w/2)-bit
entries, whose space is O(2w/2w) words, which for w = log n is O(
√
n log n).
1: {Preprocessing}
2: for each σ ∈ Σ do
3: Y [σ]← 0 {|Y [σ]| = w}
4: for j = 1 to m do
5: Y [P [j]]← Y [P [j]] | (1 >> (j − 1))
6: Y [$]← 0
7: V ← 0
8: ONES← 2w
2−1
2w−1 {ONESj = 1 for all j}
9: C ← ONES >> (w − 1) {Cj = 2w−1 for all j}
10: {Search}
11: n′ ← n/w
12: POSNS← 0 {current positions in text}
13: for j = 0 to w do
14: POSNS← POSNS | ((jn′ + 1) >> wj)
15: for i = 1 to n′ +m− 1 do
16: V 1← (V >> 1) | ONES
17: V 2← POSNS
18: read content(V 2, T ) {load characters in each position (V 2j = T [POSNSj ])}
19: read content(V 2, Y ) {lookup masks in array Y (V 2j = Y [T [POSNSj ]])}
20: V ← V 1 & V 2
21: W ← V & C {check for matches at each block}
22: W ← compress(W << w − 1)
23: matches←W0 {matches[j] = 1 if there was a match at block j}
24: write word(POSNS,matching positions) {write all current positions in array
matching positions}
25: A ← lookup(matches) {position in T of k-th matching block is at
matching positions[A[k]]}
26: for k = 1 to |A| do
27: report match at matching positions[A[k]]
28: V ← V & ∼ C {clear most significant bit in each block}
29: POSNS ← POSNS + ONES {update positions in T (POSNSj ≤ n + m − 1 for
all j, thus there is no carry across blocks)}
5.2 Boyer-Moore-Horspool
bmh [28] keeps a sliding window of length m over the text T and searches
backwards in the window for matching suffixes of both the window and the
pattern. More specifically, for a window T [i..i+m− 1], the algorithm checks if
T [i + j − 1] = P [j] starting with j = m and decrementing j until either j = 0
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(there is a match) or a mismatch is found. Either way, the window is then shifted
so that T [i + m − 1] is aligned with the last occurrence of this character in P
(not counting P [m]). The worst case running time of bmh is O(nm) (when the
entire window is checked for all window positions) but on average the window
can be shifted by more than one character, making the running time O(n) [5]. In
the uw-ram, we can take advantage of the wide word to make several character
comparisons in parallel, thus achieving a w-fold speedup over the worst case
behaviour of bmh. A recent SIMD-based implementation of bmh using SSE4.2 on
Intel i5 and Xeon processors [30] is evidence of the practicality of this approach.
First, we divide each wide word in f -bit fields so that each field contains
one character, thus f = dlog σe. At each position of the window, we do a field-
wise comparison between a wide word containing the characters of the text and
one containing the characters of the pattern. We do this simply by subtracting
both words. Since we only care if all symbols in the words match, we only need
to check if the result is zero, without having to worry about carries crossing
fields (and hence we do not need a test bit). We shift the window to the next
position if the result is not zero. Note that this check can be done in constant
time, and it is quite simple as we do not need to identify where there was a
mismatch. Thus in each window we can compare up to w2/f symbols in parallel,
and hence the running time in the worst case becomes O(mn log σ/w2 + 1). We
show the pseudocode in Algorithm 6 which, again, is based on the pseudocode
of this algorithm presented in [33, Chapter 2.3.2]. Note that for a given input
the distance of the shifts is exactly the same as in the original version of the
algorithm, and therefore the average running time remains the same. Note as
well that the average running time can be reduced by using each block to search
in disjoint parts of the text at the expense of increasing the worst case time to
O(mn log σ/w+ 1) due to the reduction in the number of characters that can be
compared simultaneously.
Theorem 5. Given T of length n and P of length m over an alphabet of size σ,
we can find the occurrences of P in T with a uw-ram implementation of BMH
in O(mn log σ/w2 + 1) time in the worst-case and O(n) time on average.
6 Conclusions
We introduced the Ultra-Wide Word architecture and model and showed that
several classes of algorithms can be readily implemented in this model to achieve
a speedup of Ω(log n) over traditional word-ram algorithms. The examples we
describe already show the potential of this model to enable parallel implemen-
tations of existing algorithms with speedups comparable to those of multi-core
computations. We believe that this architecture could also serve to simplify many
existing word-ram algorithms that in practice do not perform well due to large
constant factors. We conjecture as well that this model will lead to new efficient
algorithms and data structures that can sidestep existing lower bounds.
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Algorithm 6 BMH(T, P, n = |T |,m = |P |, Σ). For simplicity, we assume that w
divides m log σ. We assume also that T and P are represented with log σ bits per
symbol. We still use T [i] to denote one character, which can be easily obtained
from the packed representation in constant time (the same applies to the actual
address of starting characters of substrings).
1: {Preprocessing}
2: for each σ ∈ Σ do
3: jump[σ]← m
4: for j = 1 to m− 1 do
5: jump[P [j]]← m− j
6: m′ ← w2/ log σ {characters per wide word}
7: {Search}
8: i = 0
9: while i ≤ n−m do
10: k ← m′/m {number of window segment}
11: while k > 0 do
12: W ← T [i + (k − 1)m′ + 1..i + km′] {W contains the substring of T of k-th
window segment}
13: V ← P [(k − 1)m′ + 1..km′] {V contains the substring of P of k-th window
segment}
14: if W − V 6= 0 then
15: break
16: else if k = 1 then
17: report occurrence at i+ 1
18: k ← k − 1
19: i← i+ jump[T [i+m]]
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Appendix
A UW-RAM Subroutines
Comparators Many word-ram algorithms perform operations on pairs of ele-
ments in parallel by packing these elements in fields within one word. It is useful
to be able to do fieldwise comparisons between two words. Suppose that a word
(either regular or wide) is divided in f -bit fields, with each field representing an
(f − 1)-bit number. Let G and F be two such words and let Fi and Gi denote
the contents of the i-th field in F and G, respectively. Let us assume that we
want to identify all Fi such that Fi ≥ Gi. Fieldwise comparisons can be done
by setting the most significant bit of each field in F as a test bit and computing
H = F −G. The most significant bit of the i-th field in H will be 1 if and only if
Fi ≥ Gi [24]. Now, if we want to operate only on the values of F that are greater
than or equal to their corresponding values in G, we can mask away the rest of
the values as follows. We first mask away all but the test bits in H. Then, a mask
M with ones in all bits of the relevant fields and zeros everywhere else (including
test bits) can be obtained by computing M = H− (H << (f−1)). The result of
(M & F ) contains then only the values of fields that pass the test [24]. Clearly
this operation takes constant time, and it can be easily adapted to other stan-
dard comparisons. We shall assume that direct comparisons as well as operations
that build on these (such as taking the fieldwise maximum between two words)
are available and take constant time [24].
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